## 10-bit 2 Gsps ADC With1:4 DMUX

## Datasheet

## Features

- 10-bit Resolution
- 2 Gsps Sampling Rate
- Selectable 1:2 or 1:4 Demultiplexed Output
- 500 mVpp Differential $100 \Omega$ or Single-ended $50 \Omega$ Analog Input
- $100 \Omega$ Differential or Single-ended $50 \Omega$ Clock Input
- LVDS Output Compatibility
- Functions:
- ADC Gain Adjust
- Sampling Delay Adjust
- 1:4 Demultiplexed Simultaneous or Staggered Digital Outputs
- Data Ready Output with Asynchronous Reset

- Out-of-range Output Bit (11th Bit)
- Power Consumption: 6.5W
- Power Supplies: -5V, -2.2V, 3.3V and VPLusd Output Power Supply
- Package
- Cavity Down EBGA 317 (Enhanced Ball Grid Array)
- $25 \times 35$ mm Dimensions


## Performances

- 3 GHz Full Power Analog Input Bandwidth
- -0.5 dB Gain Flatness from DC up to 1.5 GHz
- Single-tone Performance at Fs = 2 Gsps, Full First and Second Nyquist ( $\mathbf{- 1} \mathrm{dBFS}$ )
- ENOB = 7.8 Effective Bits, $\mathrm{F}_{\mathrm{IN}}=1000 \mathrm{MHz}$
$-S N R=51 \mathrm{dBc}$, SFDR $=-55 \mathrm{dBc}, \mathrm{F}_{\mathrm{IN}}=1000 \mathrm{MHz}$
- ENOB = 7.5 Effective Bits, $\mathrm{F}_{\mathrm{IN}}=2 \mathrm{GHz}$
- SNR $=50 \mathrm{dBc}$, SFDR $=-54 \mathrm{dBc}, \mathrm{F}_{\mathrm{IN}}=2 \mathrm{GHz}$
- Dual-tone Performance (IMD3) at Fs = 2 Gsps ( -7 dBFS Each Tone)
- Fin1 = 945 MHz , Fin2 = 955 MHz : IMD3 = -60 dBF S
- Fin1 = 1545 MHz , Fin2 $=1555 \mathrm{MHz}:$ IMD3 $=\mathbf{- 6 0} \mathrm{dBF}_{\mathrm{S}}$


## Screening

- Temperature Range:
$-\mathrm{T}_{\text {amb }}>0^{\circ} \mathrm{C} ; \mathrm{T}_{\mathrm{J}}<90^{\circ} \mathrm{C}$ (Commercial C Grade)
$-\mathrm{T}_{\text {amb }}>-40^{\circ} \mathrm{C} ; \mathrm{T}_{\mathrm{J}}<110^{\circ} \mathrm{C}$ (Industrial $V$ Grade)


## Applications

- Direct RF Down Conversion
- Broadband Digital Receivers
- Test Instrumentation
- High Speed Data Acquisition
- High Energy Physics


## 1. Description

The AT84AS004 combines a 10-bit 2 Gsps analog-to-digital converter with a 1:4 DMUX, designed for accurate digitization of broadband signals in either first or second Nyquist zone. It features 7.8 Effective Number of Bits (ENOB) and -55 dBFS Spurious Free Dynamic Range (SFDR) at 2 Gsps over the full first Nyquist zone and 7.5-bit with 54 dB SFDR over full second Nyquist.
The 1:4 demultiplexed digital outputs are LVDS logic compatible, allowing easy interfacing with standard FPGAs or DSPs. The AT84AS004 operates at up to 2 Gsps.
The AT84AS004 comes in a $25 \times 35 \mathrm{~mm}$ EBGA317 package. This package has the same TCE as FR4 boards, offering excellent reliability when subjected to large thermal shocks.

## 2. Block Diagram

Figure 2-1. Block Diagram


## 3. Functional Description

The AT84AS004 is a 10-bit 2 Gsps ADC combined with a 1:4 demultiplexer (DMUX) allowing to lower the 11 bit output data stream (10-bit data and one out-of-range bit) by a selectable factor of 4 or 2 . The ADC works in fully differential mode from analog input through to digital outputs.
The ADC should be $50 \Omega$ reverse terminated, as close as possible to the EBGA Package input pin ( 1 mm maximum). The ADC Clock input is on-chip $100 \Omega$ differentially terminated. The output clock and the output data are LVDS logic compatible, and should be $100 \Omega$ differentially terminated.
The AT84AS004 ADC features two asynchronous resets:

- DRRB, which ensures that the first digitized data corresponds to the first acquisition.
- ASYNCRST, which ensures that the first digitized data will be output on port A of the DMUX.

The ADC gain can be tuned-in to unity gain by the means of the GA analog control input A Sampling Delay Adjust function (SDA analog control input, activated via the SDAEN signal) may be used to finetune the ADC aperture delay by $\pm 120 \mathrm{ps}$ around its center value. The SDA function may be of interest for interleaving multiple ADCs. The control pin B/GB is provided to select either a binary or gray data output format.

A tunable delay cell (controlled via CLKDACTRL) is integrated between the ADC and the DMUX on the clock path to fine tune the data vs. clock alignment at the interface between the ADC and the DMUX. This delay can be tuned from -275 to 275 ps around default center value, featuring a 550 ps typical delay tuning range. An extra standalone delay cell is also provided, (controlled via DACTRL analog control input and activated via DAEN). The tuning range is typically 550 ps .

A pattern generator (PGEB) is integrated in the ADC part for debug or acquisition setup. Similarly, a Built-in Self Test (BIST) is provided for quick debug of the DMUX part. The output demultiplexing 1:4 or 1:2 ratio can be selected by the means of RS digital control input.
Two modes for the output clock (via DRTYPE) can be selected:

- DR mode: only the output clock rising edge is active, the output clock rate is the same as the output data rate
- DR/2 mode: both the output clock rising and falling edges are active, the output clock rate is half the output data rate
The data outputs are available at the output of the AT84AS004 in two different modes:
- Staggered: even and odd bits come out with half a data period delay
- Simultaneous: even and odd bits come out at the same time

A Power reduction mode (SLEEP control input) is provided to reduce the DMUX power consumption.
The ADC junction temperature monitoring is made possible through the DIODE input by sensing the voltage drop across 1 diode implemented on the ADC close to chip hot point.
The AT84AS004 is delivered in an Enhanced Ball Grid Array (EBGA), very suitable for applications subjected to large thermal variations (thanks to its TCE which is similar to FR4 material TCE).

Table 3-1. Functions Description


## AT84AS004

## 4. Specifications

### 4.1 Absolute Maximum Ratings

## Table 4-1. Absolute Maximum Ratings

| Parameter | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Analog positive supply voltage | $\mathrm{V}_{\text {cCA }}$ | GND to 6 | V |
| Digital positive supply voltage | $\mathrm{V}_{\mathrm{CCD}}$ | GND to 3.6 | V |
| Analog negative supply voltage | $\mathrm{V}_{\mathrm{EE}}$ | GND to -5.5 | V |
| Digital positive supply voltage | $\mathrm{V}_{\text {PLUSD }}$ | GND to 3 | V |
| Digital negative supply voltage | $\mathrm{V}_{\text {MINUSD }}$ | GND to -3 | V |
| Maximum difference between $V_{\text {PLUSD }}$ and $V_{\text {MINUSD }}$ | $\mathrm{V}_{\text {PLUSD }}-\mathrm{V}_{\text {MINUSD }}$ | 5 | V |
| Analog input voltages | $\mathrm{V}_{\text {IN }}$ or $\mathrm{V}_{\text {INN }}$ | -1.5 to 1.5 | V |
| Maximum difference between $V_{\text {IN }}$ and $V_{\text {INN }}$ | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {INN }}$ | -1.5 to 1.5 | V |
| Clock input voltage | $\mathrm{V}_{\text {CLK }}$ or $\mathrm{V}_{\text {CLKN }}$ | -1 to 1 | V |
| Maximum difference between $\mathrm{V}_{\text {CLK }}$ and $\mathrm{V}_{\text {CLKN }}$ | $\mathrm{V}_{\text {CLK }}-\mathrm{V}_{\text {CLKN }}$ | -1 to 1 | V |
| Control input voltage | GA, SDA | -1 to 0.8 | V |
| Digital input voltage | SDAEN, B/GB, PGEB, DECB | -5 to 0.8 | V |
| ADC reset voltage | DRRB | -0.3 to $\mathrm{V}_{\mathrm{CCA}}+0.3$ | V |
| DMUX function input voltage | RS, CLKTYPE, DRTYPE, SLEEP, STAGG, BIST, DAEN | -0.3 to $\mathrm{V}_{\mathrm{CCD}}+0.3$ | V |
| DMUX asynchronous reset | ASYNCRST | -0.3 to $\mathrm{V}_{\mathrm{CCD}}+0.3$ |  |
| DMUX input voltage | DAI, DAIN | -0.3 to $\mathrm{V}_{\mathrm{CCD}}+0.3$ | V |
| DMUX control voltage | CLKDACTRL, DACTRL | -0.3 to $\mathrm{V}_{\mathrm{CCD}}+0.3$ | V |
| Maximum input voltage on DIODE | DIODE ADC | 700 | mV |
| Maximum input current on DIODE | DIODE ADC | 1 | mA |
| Junction temperature | $\mathrm{T}_{\mathrm{J}}$ | 135 | ${ }^{\circ} \mathrm{C}$ |

Notes: 1. Absolute maximum ratings are short term limiting values (referenced to $\mathrm{GND}=0 \mathrm{~V}$ ), to be applied individually, while other parameters are within specified operating conditions. Long exposure to maximum ratings may affect device reliability.
2. All integrated circuits have to be handled with appropriate care to avoid damage due to ESD. Damage caused by inappropriate handling or storage could range from performance degradation to complete failure.

Table 4-2. Recommended Condition of Use

| Parameter | Symbol | Comments | Recommended Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| Positive supply voltage | $\mathrm{V}_{\text {CCA }}$ |  | 3.3 | V |
| Positive supply voltage | $\mathrm{V}_{\text {CCD }}$ |  | 3.3 | V |
| Negative supply voltage | $\mathrm{V}_{\mathrm{EE}}$ |  | -5.0 | V |
| Positive negative supply voltage | $\mathrm{V}_{\text {MINUSD }}$ |  | -2.2 | V |
| Differential analog input voltage | $\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {INN }}$ |  | 500 | mVpp |
| Differential clock input level | Vinclk | $50 \Omega$ single-ended <br> ( $\mathrm{V}_{\text {INN }}$ grounded through 50 ${ }^{\text {) }}$ | $\begin{gathered} \pm 125 \\ 500 \end{gathered}$ | $\begin{gathered} \mathrm{mV} \\ \mathrm{mVpp} \end{gathered}$ |
| Clock input power level (ground common mode) | $\mathrm{P}_{\text {CLK }} \mathrm{P}_{\text {CLKN }}$ | $50 \Omega$ single-ended clock input or $100 \Omega$ differential clok (recommended) | 0 | dBm |
| ADC control input voltage | GA, SDA |  | -0.5 to 0.5 | V |
| ADC functions | SDAEN, B/GB, PGEB, DECB |  | GND or VEE | V |
| ADC reset | DRRB |  | GND to 3.3V | V |
| DMUX standalone delay cell inputs | DAI, DAIN |  | GND to 3.3V | V |
| DMUX control inputs | SLEEP, STAGG, ASYNCRST, BIST, RS, DAEN, DRTYPE, CLKDACTRL, DACTRL |  | GND to 3.3V | V |
| Operating temperature range | $\mathrm{T}_{\mathrm{C}} \mathrm{T}{ }^{\text {d }}$ | Commercial $C$ grade industrial $V$ grade | $\begin{gathered} 0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{amb}} ; \mathrm{T}_{J}<90^{\circ} \mathrm{C} \\ -40^{\circ} \mathrm{C}<\mathrm{T}_{\text {amb }} ; \mathrm{T}_{\mathrm{J}}< \\ 110^{\circ} \mathrm{C} \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| Storage temperature | $\mathrm{T}_{\text {stg }}$ |  | -55 to 125 | ${ }^{\circ} \mathrm{C}$ |
| Maximum junction temperature | $\mathrm{T}_{J}$ |  | 125 | ${ }^{\circ} \mathrm{C}$ |

## AT84AS004

### 4.2 Electrical Operating Characteristics

- $\mathrm{V}_{\mathrm{CCA}}=\mathrm{V}_{\mathrm{CCD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\text {MINUSD }}=-2.2 \mathrm{~V}$
- $\mathrm{V}_{\mathrm{IN}}-\mathrm{V}_{\text {INN }}=-1 \mathrm{dBFS}$ ( single-ended driven with VINN connected to ground via $50 \Omega$ )
- $\mathrm{P}_{\mathrm{CLK}}=0 \mathrm{dBm}$ (differential driven)

Table 4-3. DC Electrical Characteristics at Ambient Temperature and Hot Temperature (TJ Max)

| Parameter | Test Level | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Resolution |  |  |  | 10 |  | Bit |
| Power Requirements |  |  |  |  |  |  |
| Positive -analog <br> Supply -digital <br> Voltages -digital outputs | 1 | $\begin{gathered} \mathrm{V}_{\mathrm{CCA}} \\ \mathrm{~V}_{\mathrm{CCD}} \\ \mathrm{~V}_{\mathrm{PLUSD}} \end{gathered}$ | $\begin{gathered} 3.15 \\ 3.15 \\ 2.4 \end{gathered}$ | $\begin{aligned} & 3.3 \\ & 3.3 \\ & 2.5 \end{aligned}$ | $\begin{gathered} 3.45 \\ 3.45 \\ 2.6 \end{gathered}$ | $\begin{aligned} & \mathrm{V} \\ & \mathrm{~V} \\ & \mathrm{~V} \end{aligned}$ |
|  - -analog $\mathrm{V}_{\mathrm{CCA}}=3.3 \mathrm{~V}$ <br> Positive -digital $\mathrm{V}_{\mathrm{CCD}}=3.3 \mathrm{~V}(1: 2 \mathrm{DMUX})$ <br> Supply -digital $\mathrm{V}_{\mathrm{CCD}}=3.3 \mathrm{~V}(1: 4 \mathrm{DMUX})$ <br> Current -output $\mathrm{V}_{\text {PLUSD }}=2.5 \mathrm{~V}(1: 2 \mathrm{DMUX})$ <br>  -output $\mathrm{V}_{\text {PLUSD }}=2.5 \mathrm{~V}(1: 4 \mathrm{DMUX})$ | 1 | $I_{\text {VCCA }}$ <br> $I_{\text {VCCD }}$ <br> $I_{\text {VCCD }}$ <br> $I_{\text {vPLUSD }}$ <br> $I_{\text {VPLUSD }}$ |  | $\begin{gathered} 80 \\ 535 \\ 565 \\ 440 \\ 460 \end{gathered}$ | $\begin{aligned} & 100 \\ & 590 \\ & 620 \\ & 470 \end{aligned}$ $490$ | mA <br> mA <br> mA <br> mA <br> mA |
| Negative supply voltage $\mathrm{V}_{\text {EE }}$ |  | $\mathrm{V}_{\text {EE }}$ | -5.25 | -5 | -4.75 | V |
| Negative supply current |  | $\mathrm{I}_{\text {VEE }}$ |  | 620 | 660 | mA |
| Negative supply voltage | 1 | $\mathrm{V}_{\text {MINUSD }}$ | -2.3 | -2.2 | -2.1 | V |
| Negative supply current |  | IV ${ }_{\text {MINUSD }}$ |  | 190 | 200 | mA |
| Power Dissipation (1:2 DMUX) |  | $\mathrm{P}_{\mathrm{D}}$ |  | 6.5 | 7.1 | W |
| Analog Inputs |  |  |  |  |  |  |
| Full-scale input voltage range Differential mode OV common mode voltage |  | $\begin{aligned} & \mathrm{V}_{\mathrm{IN}} \\ & \mathrm{~V}_{\mathrm{INN}} \end{aligned}$ | $\begin{aligned} & -125 \\ & -125 \end{aligned}$ |  | $\begin{aligned} & 125 \\ & 125 \end{aligned}$ | $\begin{aligned} & \mathrm{mV} \\ & \mathrm{mV} \end{aligned}$ |
| Full-scale input voltage range Single-ended input option OV common mode voltage | 4 | $\mathrm{V}_{\text {IN }}, \mathrm{V}_{\text {INN }}$ | -250 | 0 | 250 | mV |
| Analog input power level ( $50 \Omega$ single-ended) |  | $\mathrm{P}_{\text {IN }}$ |  | -2 |  | dBm |
| Analog input capacitance (die) |  | $\mathrm{C}_{\text {IN }}$ |  | 0.3 |  | pF |
| Input leakage current |  | $\mathrm{I}_{\mathrm{N}}$ |  | 10 |  | $\mu \mathrm{A}$ |
| - single-ended <br> Input resistance <br> - differential | 4 | $\begin{gathered} \mathrm{R}_{\mathrm{IN}} \\ \mathrm{R}_{\mathrm{IN}, \mathrm{INN}} \end{gathered}$ | $49$ <br> 98 | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\begin{array}{r} 51 \\ 102 \end{array}$ | $\Omega$ $\Omega$ |

Table 4-3. DC Electrical Characteristics at Ambient Temperature and Hot Temperature (TJ Max) (Continued)

| Parameter | Test Level | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Clock Inputs |  |  |  |  |  |  |
| Logic common mode compatibility for clock inputs | 4 |  | Differential ECL to LVDS (AC coupling) |  |  |  |
| Clock input common voltage range ( $\mathrm{V}_{\text {CLK }}$ or $\mathrm{V}_{\text {CLKN }}$ ) <br> ( 0 V common mode) |  | $\mathrm{V}_{\text {cm }}$ | -1.2 | 0 | 0.3 | V |
| Clock input power level (low-phase noise sinewave input) $50 \Omega$ singleended or $100 \Omega$ differential |  | $\mathrm{P}_{\text {CLK }}$ | -4 | 0 | 4 | dBm |
| Clock input swing (single ended with CLKN $=50 \Omega$ to GND) |  | $\mathrm{V}_{\text {CLK }}$ | $\pm 200$ | $\pm 320$ | $\pm 500$ | mV |
| Clock input swing (differential voltage) on each clock input |  | $\mathrm{V}_{\text {CLK }}, \mathrm{V}_{\text {CLKN }}$ | $\pm 141$ | $\pm 226$ | $\pm 354$ | mV |
| Clock input capacitance (die) |  | $\mathrm{C}_{\mathrm{LK}}$ |  | 0.3 |  | pF |
| Clock input resistance <br> - Single-ended <br> - Differential ended |  | $\begin{gathered} \mathrm{R}_{\mathrm{CLK}} \\ \mathrm{R}_{\mathrm{CLK}}, \mathrm{R}_{\mathrm{CLKN}} \end{gathered}$ | $\begin{aligned} & 45 \\ & 90 \end{aligned}$ | $\begin{gathered} 50 \\ 100 \end{gathered}$ | $\begin{gathered} 55 \\ 110 \\ \hline \end{gathered}$ | $\begin{aligned} & \Omega \\ & \Omega \\ & \hline \end{aligned}$ |
| Digital Data Outputs |  |  |  |  |  |  |
| Logic compatibility |  |  | LVDS |  |  |  |
| $50 \Omega$ transmission lines, $100 \Omega(2 \times 50 \Omega)$ differential termination) <br> - Logic low <br> - Logic high <br> - Differential output <br> - Common mode | 1 | $\mathrm{V}_{\mathrm{OL}}$ <br> $V_{\text {OH }}$ <br> $V_{\text {ODIFF }}$ <br> $V_{\text {OCM }}$ | $\begin{gathered} - \\ 1.25 \\ 250 \\ 1.125 \end{gathered}$ | $\begin{gathered} 1.075 \\ 1.425 \\ 350 \\ 1.25 \end{gathered}$ | $\begin{gathered} 1.25 \\ - \\ 500 \\ 1.375 \end{gathered}$ | $\begin{gathered} \mathrm{V} \\ \mathrm{~V} \\ \mathrm{mV} \\ \mathrm{~V} \end{gathered}$ |
| Control Function Inputs |  |  |  |  |  |  |
| DRRB and ASYNCRST <br> - Logic low <br> - Logic high | 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | $\begin{gathered} 0 \\ 1.6 \end{gathered}$ |  | $\begin{aligned} & 1.0 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & \text { v } \\ & \text { v } \\ & \text { v } \end{aligned}$ |
| RS, DRTYPE, SLEEP, STAGG, BIST, DAEN <br> - Logic low <br> - Logic high | 4 | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{R}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{R}_{\mathrm{IH}} \end{aligned}$ | $\begin{gathered} 0 \\ 2 \\ 10 \mathrm{~K} \end{gathered}$ |  | 0.5 <br> 10 <br> Infinite | $\begin{aligned} & \mathrm{V} \\ & \Omega \\ & \mathrm{~V} \\ & \Omega \end{aligned}$ |
| SDAEN, PGEB, B/GB <br> - Logic low <br> - Logic high | 1 | $\begin{aligned} & \mathrm{V}_{\mathrm{IL}} \\ & \mathrm{~V}_{\mathrm{IH}} \end{aligned}$ | -2 | $\begin{gathered} \mathrm{V}_{\mathrm{EE}} \\ 0 \end{gathered}$ | $\begin{gathered} -3 \\ 0 \end{gathered}$ | $\begin{aligned} & \text { v } \\ & \text { v } \end{aligned}$ |
| DAI, DAIN <br> - Differential input <br> - Common mode | 1 | $\begin{aligned} & V_{\text {IDIFF }} \\ & V_{\text {ICM }} \end{aligned}$ | $\begin{gathered} 1 \\ 100 \end{gathered}$ | $\begin{aligned} & 1.25 \\ & 350 \end{aligned}$ | $1.6$ | $\begin{gathered} \mathrm{V} \\ \mathrm{mV} \end{gathered}$ |

## AT84AS004

Table 4-3. DC Electrical Characteristics at Ambient Temperature and Hot Temperature (TJ Max) (Continued)

| Parameter | Test Level | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GA, SDA | 1 |  | -0.5 |  | 0.5 | V |
| CLKDACTRL, DACTRL | 1 |  | $1 / 3 \times V_{C C D}$ |  | $2 / 3 \times V_{C C D}$ | V |
| DC accuracy |  |  |  |  |  |  |
| DNLrms ${ }^{(1)}$ | 1 | DNLrms |  | 0.2 | 0.3 | LSB |
| Differential nonlinearity ${ }^{(1)}$ | 1 | DNL ${ }^{-}$ | -0.8 |  |  | LSB |
| Differential nonlinearity ${ }^{(1)}$ | 1 | DNL ${ }^{+}$ |  | 0.8 | 1.5 | LSB |
| Integral nonlinearity ${ }^{(1)}$ | 1 | $\mathrm{INL}^{-}$ | -4 | -2 |  | LSB |
| Integral nonlinearity ${ }^{(1)}$ | 1 | $\mathrm{INL}^{+}$ |  | 2 | 4 | LSB |
| Gain central value ${ }^{(2)}$ | 1 |  | 0.95 | 1 | 1.05 |  |
| Gain error drift | 4 |  |  | 23 | 35 | $\begin{gathered} \mathrm{ppm} / \\ { }^{\circ} \mathrm{C} \end{gathered}$ |
| Input offset voltage | 1 |  | -10 |  | 10 | mV |

Notes: 1. Histogram testing at $\mathrm{Fs}=1.4$ Gsps Fin $=695 \mathrm{MHz}$.
2. This range of gain can be set to 1 thanks to the gain adjust function.

Table 4-4. $\quad$ AC Electrical Characteristics at Ambient Temperature and Hot Temperature ( $\mathrm{T}_{\mathrm{J}} \mathrm{Max}$ )

| Parameter | Test Level | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| AC Analog Inputs |  |  |  |  |  |  |
| Full power input bandwidth ${ }^{(1)}$ | 4 | FPBW |  | 3 |  | GHz |
| Small signal input bandwidth (10\% full-scale) ${ }^{(1)}$ |  | SSBW |  | 3.3 |  | GHz |
| Gain flatness ${ }^{(2)}$ |  | BF |  | -0.5 |  | dB |
| Input voltage standing wave ration ${ }^{(3)}$ |  | VSWR |  | 1.1: 1 | 1.2: 2 |  |
| AC Performance: Nominal Condition |  |  |  |  |  |  |
| $-1 \mathrm{dBF}_{\text {s }}$ single-ended input mode (unless otherwise specified); $50 \%$ clock duty cycle; 0 dBm differential clock (CLK,CLKN) binary output data format. |  |  |  |  |  |  |
| Effective Number of Bits |  |  |  |  |  |  |
| Fs $=1$ Gsps Fin $=100 \mathrm{MHz}$ <br> Fs $=1.5 \mathrm{Gsps}$ Fin $=750 \mathrm{MHz}$ <br> Fs $=2 \mathrm{Gsps}$ Fin $=1000 \mathrm{MHz}$ <br> Fs $=2$ Gsps Fin $=2 \mathrm{GHz}$ | $\begin{aligned} & 1 \\ & 1 \\ & 4 \\ & 4 \end{aligned}$ | ENOB | $\begin{aligned} & 7.4 \\ & 7.4 \\ & 7.3 \\ & 7.1 \end{aligned}$ | $\begin{gathered} 8 \\ 8 \\ 7.8 \\ 7.5 \end{gathered}$ |  | Bit |
| Signal to Noise Ratio |  |  |  |  |  |  |
| $\begin{array}{ll} \text { Fs }=1 \mathrm{Gsps} & \text { Fin }=100 \mathrm{MHz} \\ \text { Fs }=1.5 \mathrm{Gsps} & \text { Fin }=750 \mathrm{MHz} \\ \text { Fs }=2 \mathrm{Gsps} & \text { Fin }=1000 \mathrm{MHz} \\ \text { Fs }=2 \mathrm{Gsps} & \text { Fin }=2 \mathrm{GHz} \end{array}$ | $\begin{aligned} & 1 \\ & 1 \\ & 4 \\ & 4 \end{aligned}$ | SNR | $\begin{aligned} & 50 \\ & 49 \\ & 48 \\ & 48 \end{aligned}$ | $\begin{aligned} & 52 \\ & 52 \\ & 51 \\ & 50 \end{aligned}$ |  | dBc |
| Total Harmonic Distortion |  |  |  |  |  |  |
| Fs $=1$ Gsps Fin $=100 \mathrm{MHz}$ <br> Fs $=1.5 \mathrm{Gsps}$ Fin $=750 \mathrm{MHz}$ <br> Fs $=2 \mathrm{Gsps}$ Fin $=1000 \mathrm{MHz}$ <br> Fs $=2 \mathrm{Gsps}$ Fin $=2 \mathrm{GHz}$ | $\begin{aligned} & 1 \\ & 1 \\ & 4 \\ & 4 \end{aligned}$ | ITHDI | $\begin{aligned} & 46 \\ & 46 \\ & 45 \\ & 45 \end{aligned}$ | $\begin{aligned} & 52 \\ & 52 \\ & 49 \\ & 49 \end{aligned}$ |  | dBc |
| Spurious Free Dynamic Range |  |  |  |  |  |  |
| Fs $=1$ Gsps Fin $=100 \mathrm{MHz}$ <br> Fs $=1.5 \mathrm{Gsps}$ Fin $=750 \mathrm{MHz}$ <br> Fs $=2 \mathrm{Gsps}$ Fin $=1000 \mathrm{MHz}$ <br> Fs $=2 \mathrm{Gsps}$ Fin $=2 \mathrm{GHz}$ | $\begin{aligned} & 1 \\ & 1 \\ & 4 \\ & 4 \end{aligned}$ | ISFDRI | $\begin{aligned} & 50 \\ & 50 \\ & 48 \\ & 48 \end{aligned}$ | $\begin{aligned} & 58 \\ & 58 \\ & 55 \\ & 54 \end{aligned}$ |  | dBc |
| Two-tone Third-order Intermodulation Distortion |  |  |  |  |  |  |
| $\begin{aligned} & \text { Fs }=2 \text { Gsps } \\ & \text { Fin1 }=945 \mathrm{MHz}, \text { Fin2 }=955 \mathrm{MHz}[-7 \mathrm{dBFS}] \\ & \text { Fin1 }=1545 \mathrm{MHz}, \text { Fin2 }=1555 \mathrm{MHz}[-7 \mathrm{dBFS}] \end{aligned}$ | $\begin{aligned} & 4 \\ & 4 \end{aligned}$ | IIMD3\| |  | $\begin{aligned} & 60 \\ & 60 \end{aligned}$ |  | dBFS |

Notes: 1. See "Definitions of Terms" on page 42.
2. From DC to 1.5 GHz .
3. Specified from DC up to 2.5 GHz input signal. Input VSWR is measured on a soldered device. It assumes an external $50 \Omega \pm 2 \Omega$ controlled impedance line, and a $50 \Omega$ driving source impedance ( $\mathrm{S}_{11} \leq 30 \mathrm{~dB}$ ).

## AT84AS004

Table 4-5. Transient and Switching Performances

| Parameter | Test Level | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Transient Performance |  |  |  |  |  |  |
| Bit error rate ${ }^{(1)}$ | 4 | BER | $10^{-11}$ |  |  | Error/ sample |
| ADC setting time ( $\left.\mathrm{V}_{\text {IN }}-\mathrm{V}_{\text {INN }}=400 \mathrm{mVpp}\right)$ | 4 | TS |  | 400 |  | ps |
| Overvoltage recovery time | 4 | ORT |  |  | 500 | ps |
| ADC step response rise/fall time (10-90\%) | 4 |  |  | 80 | 100 | ps |
| Overshoot | 5 |  |  | 4 |  | \% |
| Ringback | 5 |  |  | 2 |  | \% |
| Switching Performance and Characteristics |  |  |  |  |  |  |
| Maximum clock frequency ${ }^{(2)}$ | 4 | $\mathrm{F}_{\mathrm{S}} \mathrm{Max}$ | 2 |  |  | Gsps |
| Minimum clock frequency ${ }^{(2)}$ |  | $\mathrm{F}_{\mathrm{S} \text { Min }}$ |  |  | 200 | Msps |
| Maximum clock pulse width (high) |  | TC1 | 0.25 |  | 2.5 | ns |
| Minimum clock pulse width (low) |  | TC2 | 0.25 |  | 2.5 | ns |
| Aperture delay ${ }^{(2)}$ |  | TA |  | 160 |  | ps |
| Aperture uncertainty |  | Jitter |  | 150 |  | fs rms |
| DRRB pulse width |  |  | 1 |  |  | ns |
| ASYNCRST pulse width |  |  | 1 |  |  | ns |
| Output Data |  |  |  |  |  |  |
| Data Output Delay ${ }^{(3)}$ |  | TOD |  | 7.2 |  | ns |
| Data output delay Skew |  | $\mathrm{T}_{\text {skew }}$ |  |  | 400 | ps |
| Data pipeline delay <br> - Synchronized 1:2 ratio <br> - Synchronized 1:4 ratio <br> - Staggered 1:2 ratio <br> - Staggered 1:4 ratio | 4 | TPD |  | $\begin{gathered} 5.5 \\ 7.5 \\ 4.5 / 5.5 \\ 4.5 / 5.5 / 6.5 / 7.5 \end{gathered}$ |  | Clock cycles |
| Data output rise/fall time (20\% to 80\%) |  | TR/TF |  |  | 650 | ps |
| Output Clock |  |  |  |  |  |  |
| Output clock delay ${ }^{(3)}$ | 4 | TDR |  | 6.6 |  | ns |
| Output clock rise/fall time (20\% -80\%) |  | TR/TF |  |  | 650 | ps |
| Output data to output clock propagation delay |  | $\begin{aligned} & \text { TD2-TD1 } \\ & \text { TOD-TDR } \end{aligned}$ | 200 | 500 | 600 | ps |

Table 4-5. $\quad$ Transient and Switching Performances (Continued)

| Parameter | Test Level | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Standalone Delay Cell (DACTRL) and Tunable Delay cell (CLKDACTRL) ${ }^{(4)}$ |  |  |  |  |  |  |
| Input frequency | 4 | FMSDA | 600 |  |  | MHz |
| Input duty cycle | 4 | DCYCSDA | 40 | 50 | 60 | \% |
| Propagation delay with CLKDACTRL or DACTRL $=\mathrm{V}_{\mathrm{CCD}} / 3$ | 4 | TSDAMIN | 1.70 | 2.00 | 2.30 | ns |
| Propagation delay with CLKDACTRL or DACTRL $=2 \times \mathrm{V}_{\mathrm{CCD}} / 3$ | 4 | TSDAMAX | 2.1 | 2.50 | 2.90 | ns |
| Tuning range ${ }^{(4)}$ | 4 | SDARANGE | 400 | 550 | 600 | ps |

Notes: 1. Output error amplitude $< \pm 32 \mathrm{LSB}$. $\mathrm{Fs}=2 \mathrm{Gsps} \mathrm{T}_{\mathrm{J}}=110^{\circ} \mathrm{C}$.
2. See "Definitions of Terms" on page 42.
3. TOD and TDR propagation times are defined at package input/outputs. They are given for reference only. See "Definitions of Terms" on page 42.
4. The delay cell used in both standalone delay cell and input clock path (DR) has a characteristic that is not linear with junction temperature. The largest tuning range is obtained near ambient temperature.

### 4.3 Explanation of Test Levels

| Level | Comments |
| :--- | :--- |
| 1 | $100 \%$ production tested at $25^{\circ} \mathrm{C}$ (for $C$ Temperature range ). |
| 2 | $100 \%$ production tested at $25^{\circ} \mathrm{C}$, and sample tested at specified temperatures (for $V$ temperature range). |
| 3 | Sample tested only at specified temperatures |
| 4 | Parameter is guaranteed by design and characterization testing (thermal steady-state conditions at specified <br> temperature). |
| 5 | Parameter is a typical value only guaranteed by design only |

Note: Unless otherwise specified:
Only minimum and maximum values are guaranteed (typical values are issued from characterization results).

## AT84AS004

### 4.4 Digital Coding

| Differential Analog Input | Voltage Level | Digital Output |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Binary ( $\mathrm{B} / \mathrm{GB}=\mathrm{GND}$ or floating) MSB...LSB out-of-range |  | $\operatorname{GRAY}\left(\mathrm{B} / \mathrm{GB}=\mathrm{V}_{\mathrm{EE}}\right)$ <br> MSB...........LSB out-of-range |  |
| > 250.25 mV | >Top end of full-scale $+1 / 2 \mathrm{LSB}$ | 1111111111 | 1 | 1000000000 | 1 |
| 250.25 mV | Top end of full-scale $+1 / 2$ LSB | 1111111111 | 0 | 100000000 | 0 |
| 249.75 mV | Top end of full-scale - $1 / 2$ LSB | 1111111110 | 0 | 1000000001 | 0 |
| 125.25 mV | 3/4 full-scale + 1 1/2 LSB3/4 | 1100000000 | 0 | 1010000000 | 0 |
| 124.75 mV | full-scale - $1 / 2$ LSB | 1011111111 | 0 | 1110000000 | 0 |
| 0.25 mV | Mid scale + $1 / 2$ LSB | 100000000 | 0 | 1100000000 | 0 |
| -0.25 mV | Mid scale - $1 / 2$ LSB | 0111111111 | 0 | 0100000000 | 0 |
| - 124.75 mV | 1/4 full-scale $+1 / 2$ LSB | 0100000000 | 0 | 0110000000 | 0 |
| - 124.25 mV | 1/4 full-scale - $1 / 2$ LSB | 0011111111 | 0 | 0010000000 | 0 |
| - 249.75 mV | Bottom end of full-scale $+1 / 2 \mathrm{LSB}$ | 0000000001 | 0 | 0000000001 | 0 |
| - 250.25 mV | Bottom end of full-scale - $1 / 2$ LSB | 0000000000 | 0 | 0000000000 | 0 |
| S250.25 mV | < Bottom end of full-scale - $1 / 2$ LSB | 0000000000 | 1 | 0000000000 | 1 |

$$
\begin{aligned}
& \mathrm{A} 0=\mathrm{B} 0=\mathrm{C} 0=\mathrm{D} 0=\mathrm{LSB} \\
& \mathrm{~A} 9=\mathrm{B} 9=\mathrm{C} 9=\mathrm{D} 9=\mathrm{MSB}
\end{aligned}
$$

## 5. Characterization Results

### 5.1 Nominal Conditions

Unless otherwise specified:

- $\mathrm{V}_{\mathrm{CCA}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{CCD}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}, \mathrm{~V}_{\mathrm{PLUSD}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{MINUSD}}=-2.2 \mathrm{~V}$
- $\mathrm{T}_{\mathrm{J}}=80^{\circ} \mathrm{C}$
- $50 \%$ clock duty cycle, binary output data format
- -1 dBFS analog input


### 5.2 Full Power Input Bandwidth

- Analog input level $=-1 \mathrm{dBFS}$
- Gain flatness at -0.5 dB from DC to 1.5 GHz

Figure 5-1. Full Power Input Bandwidth at -3 dB


## AT84AS004

### 5.3 VSWR versus Input Frequency

Figure 5-2. VSWR Curve for the Analog Input (VIN) and Clock (CLK)


### 5.4 Step Response

- $\operatorname{Tr}$ measured $=114.8 \mathrm{ps}=$ sqrt $\left(\operatorname{Tr}_{\text {PulseGenerator }}{ }^{2}+\operatorname{Tr}_{\text {ADC }}{ }^{2}\right)$
- $\operatorname{Tr}_{\text {PulseGenerator }}$ (estimated) $=41 \mathrm{ps}$
- Actual $\operatorname{Tr}_{\mathrm{ADC}}=107 \mathrm{ps}$

Figure 5-3. $\quad$ Step Response Rise Time (Fs $=2 \mathrm{Gsps}$, Fin $=1 \mathrm{GHz}$ )


### 5.5 Dynamic Performance versus Sampling Frequency

Figure 5-4. Dynamic Parameters versus Sampling Frequency in Nyquist Conditions (Fin = Fs/2)


### 5.6 Dynamic Performance versus Input Frequency

Figure 5-5. Dynamic Parameters versus Input Frequency at Fs $=2$ Gsps





### 5.7 Signal Spectrum

Figure 5-6. $\quad$ Fs $=2$ Gsps, Fin $=998 \mathrm{MHz}-1 \mathrm{dBFS}$ Analog Input, 1:4 Demultiplexing Factor, 32 kpoint FFT


Figure 5-7. Fs $=2$ Gsps, Fin $=1998 \mathrm{MHz}-1 \mathrm{dBFS}$ Analog Input, 1:4 Demultiplexing Factor, 32 kpoint FFT


### 5.8 Dynamic Performance Sensitivity versus Temperature and Power Supply

Figure 5-8. Dynamic Parameters versus Junction Temperature at Fs $=2$ Gsps, Fin $=998 \mathrm{MHz}$, -1 dBFS Analog Input


## AT84AS004

Figure 5-9. Dynamic Parameters at Min., Typ. and Max. Power Supplies, Fs $=2$ Gsps, Fin $=998 \mathrm{MHz}$, -1 dBFS Analog Input




Note: Minimum power supplies: $\mathrm{V}_{\mathrm{CC}}=3.45, \mathrm{~V} \mathrm{~V}_{\mathrm{EE}}=-4.75 \mathrm{~V}$
Typical power supplies: $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5 \mathrm{~V}$
Maximum power supplies: $\mathrm{V}_{\mathrm{CC}}=3.15 \mathrm{~V}, \mathrm{~V}_{\mathrm{EE}}=-5.25 \mathrm{~V}$

### 5.9 Dual Tone Performance

Figure 5-10. Dual Tone Signal Spectrum at Fs $=2$ Gsps, Fin1 $=1545 \mathrm{MHz}$,
Fin2 $=1555 \mathrm{MHz}(-7 \mathrm{dBFS})$


### 5.10 NPR Performance

Figure 5-11. Digitizing of 575 MHz Broadband Pattern at $1.4 \mathrm{Gsps}, 25 \mathrm{MHz}$ Notch Centered Around $290 \mathrm{MHz},-12 \mathrm{dBFS}$ Loading Factor


## AT84AS004

## 6．Pin Description

Figure 6－1．EBGA317 Pinout Table（View from Bottom Package）

| $\rightarrow$ |  |
| :---: | :---: |
| $\sim$ |  |
| $\cdots$ |  |
| $\checkmark$ |  |
| $\backsim$ |  |
| $\bigcirc$ |  |
| $\wedge$ |  |
| $\infty$ | （3）（3）（3）（5）N（8）（8）（8）（3） |
| $\sigma$ | （23）（3）謦）部） |
| $\bigcirc$ | （3）（2）（8）（8）N（5）（8）（3）（3） |
| $\exists$ | （运（3）（部）（1） |
| $\xrightarrow{\square}$ | （运（3）（8）（8）N（18）（8）（8）（3） |
| $\stackrel{M}{9}$ |  |
| $\stackrel{\square}{\square}$ | （3）（2）（1）（3）（3）（3）（8） |
| $\square$ |  |
| $\bullet$ | （3）（3）（8） |
| － |  |
| $\stackrel{\infty}{\sim}$ |  |
| $\cdots$ |  |
| $\stackrel{\ominus}{\mathrm{u}}$ |  |
| 入 |  |
| ヘu | （1）（i）（1）（1）（1）（i）${ }^{\text {（1）}}$（1） |
|  |  |
| U |  |
|  |  |
| en |  |
| $\hat{N}$ |  |

Table 6-1. Pin Description

| Symbol | Pin Number | Function |
| :---: | :---: | :---: |
| Power Supplies |  |  |
| DGND | C17, C18, D17, D18, F3, F4, H3, H4, M3, M4, P3, P4, R18, T18, U16, U17 | Digital ground |
| AGND | B21, B23, C21, C23, D21, D23, E21, E23, F21, F23, F26, F27, G25, G26, G27, H25, H26, J25, J26, K27, N25, P25, R22, R23, R24, R25, R26, R27, T22, t23, T24, T25, T26, T27, U22, U23, U24, U25, U26, U27, V21, V23, V24, V26, V27, W22, W25, W26, W27 | Analog ground |
| $\mathrm{V}_{\text {CCA }}$ | A24, A26, A27, B24, B26, B27, C24, C26, C27, D24, D26, D27, E24, E26, F25, L25, L26, M27, R21, T21, U21, | ADC analog positive power supply |
| $\mathrm{V}_{\text {EE }}$ | A25, B22, B25, C20, C22, C25, D20, D22, D25, E20; E22, E25, F20, F22, F24, K25, K26, L27, M25, M26, N26, N27, R20, T20 | ADC analog negative power supply |
| SUB | D14, D15, R17 | Connect to $\mathrm{V}_{\text {EE }}$ |
| $\mathrm{V}_{\text {PLUSD }}$ | C4, C5, C6, C7, C9, C11, C13, C14, C15, C16, C19, D5, D6, D7, D9, D11, D13, D19, E3, E19, F19, J3, J4, L3, L4, N3, N4, R3, R4, R19, T6, T7, T9, T11, T13, T14, T15, T19, U4, U5, U6, U7, U9, U11, U13, U14, U15 | ADC and DMUX output power supply |
| $\mathrm{V}_{\text {CCD }}$ | C3, C8, C10, C12, D3, D4, D8, D10, D12, D16, E4, E17, G3, G4, K3, K4, R16, T3, T4, T5, T8, T10, T12, T16, T17, U3, U8, U10, U12 | DMUX digital power supply |
| $\mathrm{V}_{\text {Minusd }}$ | A19, A20, B19, B20, E18, F18, U19, U20 | ADC digital negative power supply (-2.2V) |
| Inputs |  |  |
| CLK, CLKN | H27, J27 | ADC clock differential Inputs ECL/PECL/LVDS compatible |
| VIN | V25, W24 | ADC in-phase analog input (double pin: one of the two has to be terminated via $50 \Omega$ to ground) |
| VINN | V22, W23 | ADC Inverted-phase analog input (double pin: one of the two must be terminated via $50 \Omega$ to ground) |
| Outputs |  |  |
| A0...A9 | B16, B15, B14, B13, B12, B11, B10, B9, B8, B7 | In-phase digital outputs port A LVDS compatible |
| A0N...A9N | A16, A15, A14, A13, A12, A11, A10, A9, A8, A7 | Inverted-phase digital outputs port A LVDS compatible |

AT84AS004

Table 6-1. $\quad$ Pin Description (Continued)

| Symbol | Pin Number | Function |
| :---: | :---: | :---: |
| AOR/DRAN, AORN/DRA | B6, A6 | Port A Out Of Range bit or Port A output clock in staggered mode |
| B0...B9 | B5, B4, B3, B2, C2, D2, E2, F2, G2, H2 | In-phase digital outputs port B LVDS compatible |
| B0N...B9N | A5, A4, A3, A2, B1, C1, D1, E1, F1, G1 | Inverted-phase digital outputs port B LVDS compatible |
| BOR/DRBN, BORN/DRB | J2, H1 | Port B Out Of Range bit or <br> Port B output clock in staggered mode |
| C0...C9 | M2, N2, P2, R2, T2, U2, V1, V2, V3, V4 | In-phase digital outputs port C LVDS compatible |
| C0N...C9N | L1, M1, N1, P1, R1, T1, U1, W2, W3, W4 | Inverted-phase digital outputs port C LVDS compatible |
| COR/DRCN, CORN/DRC | V5, W5 | Port C Out Of Range bit or Port C output clock in staggered mode |
| D0...D9 | $\begin{aligned} & \text { V6, V7, V8, V9, V10, V11, V12, V13, V14, } \\ & \text { V15 } \end{aligned}$ | In-phase digital outputs port D LVDS compatible |
| D0N...D9N | W6, W7, W8, W9, W10, W11, W12, W13, W14, W15 | Inverted-phase digital outputs port D LVDS compatible |
| DOR/DRDN, DORN/DRD | V16, W16 | Port D Out Of Range bit or Port D output clock in staggered mode |
| DR, DRN | J1, K2 | Differential output clock LVDS compatible |
| Control Functions Inputs |  |  |
| DRRB | P27 | ADC data ready reset LVCMOS (3.3V) compatible |
| ASYNCRST | B17 | DMUX asynchronous reset |
| SDAEN | P26 | ADC sampling delay adjust enable <br> - SDA disabled when left floating or connected to ground <br> - SDA enabled when connected to $\mathrm{V}_{\mathrm{EE}}$ |
| SDA | E27 | ADC sampling delay adjust ( $\pm 0.5 \mathrm{~V}$ range) |
| PGEB | A23 | Pattern generator enable <br> - Leave floating or connect to ground for normal mode <br> - Connect to $\mathrm{V}_{\text {EE }}$ for test mode |
| B/GB | A21 | Binary or gray output coding selection <br> - Leave floating or connect to ground for binary coding <br> - Connect to $\mathrm{V}_{\text {EE }}$ for gray coding |

Table 6-1. $\quad$ Pin Description (Continued)

| Symbol | Pin Number | Function |
| :---: | :---: | :---: |
| GA | W21 | ADC gain adjust control pin ( $\pm 0.5 \mathrm{~V}$ range) |
| CLKTYPE | V18 | Connect to $\mathrm{V}_{\text {CCD }}$ |
| SLEEP | A18 | DMUX SLEEP mode Enable <br> - Leave floating or connect to $\mathrm{V}_{\text {CCD }}$ for normal mode <br> - Connect to ground for SLEEP mode |
| STAGG | A17 | DMUX staggered mode enable <br> - Leave floating or connect to $\mathrm{V}_{\text {CCD }}$ for normal mode <br> -Connect to ground for STAGG mode |
| DRTYPE | K1 | DMUX output clock mode selection <br> - Connect to ground for DR/2 type <br> - Leave floating or connect to $\mathrm{V}_{\mathrm{CCD}}$ for DR type |
| RS | L2 | DMUX Ratio mode selection <br> - Connect to ground for 1:2 ratio <br> - Leave floating or connect to $\mathrm{V}_{\text {CCD }}$ for 1:4 ratio |
| BIST | V17 | DMUX BIST mode <br> - Leave floating or connect to $\mathrm{V}_{\mathrm{CCD}}$ for normal mode <br> - Connect to ground for BIST mode |
| CLKDACTRL | U18 | DMUX clock delay control (from $1 / 3 \times V_{C C D}$ to $2 / 3 \times V_{C C D}$ ) |
| DACTRL | W18 | Standalone delay cell control (from $1 / 3 \times$ $V_{C C D}$ to $2 / 3 \times V_{C C D}$ ) |
| DAEN | W17 | Standalone delay cell enable <br> - Delay cell disabled when left floating or connected to $\mathrm{V}_{\mathrm{CCD}}$ <br> - Delay cell enabled when connected to ground |
| DAI, DAIN | W19, V19 | Standalone delay cell differential inputs LVDS compatible |
| Control Functions Outputs |  |  |
| DAO, DAON | W20, V20 | Standalone delay cell differential outputs LVDS compatible |
| DIODE ADC | A22 | ADC die junction temperature monitoring |
| NC | A1, B18, W1 | No connect (leave this pin floating) |

## 7. Main Features

### 7.1 Reset

There are two reset signals available: DRRB and ASYNCRST. DRRB is active low while ASYNCRST is active high. These reset signals are required to start the device properly. It is recommended to apply both reset signals simultaneously. Please refer to the Application Section for more information on how to implement the reset functions. In the case of multiple channels, it is recommended to hold the input clock signal low during reset (as described in Figure 7-1) to ensure synchronization of the channels.

The DRRB/ASYNCRST signal frequency should be 200 MHz maximum. The reset pulse should be 1 ns minimum.

Figure 7-1. Asynchronous Reset Timing Diagram, 1:2 Mode, Simultaneous Mode (Principle of Operation)


Figure 7-2. Asynchronous Reset Timing Diagram, 1:4 Mode, Simultaneous Mode (Principle of Operation)


Notes: 1. TPD time is the delay between the first rising edge after the reset signal and before the TOD or TDR delay. This time is a number of clock cycle.
2. Definition of TOD: it is the time between the falling edge and the next point of change of data.
3. Definition of TDR: it is the time between the falling edge and the next point of change of data ready.
4. TOD - TDR is always lower to 600 ps over temperature and power supply.
5. TD1 $=$ TDR - TOD +2 Clock cycles.
6. TD2 $=$ TOD +2 clock cycles - TDR With TOD $=7.2 \mathrm{~ns}$. This delay is long due to the several delay lines in the DMUX.

## AT84AS004

### 7.2 Control Signal Settings

The SLEEP, RS, DAEN, STAGG, BIST and DRTYPE control signals use the same static buffer.
SLEEP, DAEN, STAGG, BIST are activated on logic low ( $10 \Omega$ grounded), and deactivated on logic high (10 $\mathrm{k} \Omega$ to ground, or tied to $\mathrm{V}_{\mathrm{CCD}}=3.3 \mathrm{~V}$, or left floating). This is illustrated in Figure 7-3.

Figure 7-3. Control Signal Setting


Table 7-1. DMUX Mode Settings - Summary

| Function | Logic Level | Electrical Level | Description |
| :---: | :---: | :---: | :---: |
| BIST | 0 | $10 \Omega$ to ground | BIST |
|  | 1 | $10 \mathrm{k} \Omega$ to ground | Normal conversion |
|  |  | N/C |  |
| SLEEP | 0 | $10 \Omega$ to ground | Power reduction mode (the outputs are fixed at an arbitrary LVDS level) |
|  | 1 | $10 \Omega$ to ground | Normal conversion |
|  |  | N/C |  |
| STAGG | 0 | $10 \Omega$ to ground | Staggered mode |
|  | 1 | $10 \mathrm{k} \Omega$ to ground | Simultaneous mode |
|  |  | N/C |  |
| DAEN | 0 | $10 \Omega$ to ground | Standalone delay adjust activated |
|  | 1 | $10 \mathrm{k} \Omega$ to ground | Standalone delay adjust disabled |
|  |  | N/C |  |
| RS | 0 | $10 \Omega$ to ground | 1:2 ratio |
|  | 1 | $10 \mathrm{k} \Omega$ to ground | 1:4 ratio |
|  |  | N/C |  |
| DRTYPE | 0 | $10 \Omega$ to ground | DR/2 mode |
|  | 1 | $10 \mathrm{k} \Omega$ to ground | DR mode |
|  |  | N/C |  |

### 7.3 Programmable DMUX Ratio

The demultiplexer ratio is programmable thanks to the RS ratio selection signal:

| RS | DMUX Ratio |
| :--- | :--- |
| 0 | $1: 2$ |
| 1 | $1: 4$ |

Figure 7-4. DMUX in 1:2 Ratio

Input Words:
$1,2,3,4,5,6,7,8 \ldots$


Output Words:

| Port A | 1 | 3 | 5 |
| :--- | :--- | :--- | :--- |

Port B 24
Port C Not Used
Port D Not Used

Figure 7-5. DMUX in 1:4 Ratio

Input Words:
$1,2,3,4,5,6,7,8 \ldots$


Output Words:

| Port A | 1 | 5 | 9 | $\ldots$ |
| :--- | :--- | :--- | :--- | :--- |
| Port B | 2 | 6 |  |  |
| Port C | 3 | 7 |  |  |
| Port D | 4 | 8 |  |  |

### 7.4 Output Mode (STAGG)

Two output mode are provided:

- Staggered: the output data come out of the DMUX the one after the other;
- Simultaneous: the output data come out of the DMUX at the same time.

In staggered mode, the output clock for each port is provided by the DRA, DRAN, DRB, DRBN, DRC, DRCN and DRD, DRDN signals which corresponds respectively to the AORN, AOR, BRON, BOR, CORN, COR, DORN and DOR.

The simultaneous mode is the default mode (STAGG left floating of at logic 1).
The staggered mode is activated by the means of the STAGG input (active low).

Figure 7-6. $\quad$ Simultaneous Mode in 1:4 Ratio (STAGG = 1)


Figure 7-7. $\quad$ Staggered Mode in 1:2 Ratio $(S T A G G=0)$


Figure 7-8. $\quad$ Staggered Mode in 1:4 Ratio (STAGG $=0$ )


## AT84AS004

### 7.5 Out Of Range Bit and Data Ready Output Clock

In simultaneous output mode:
The (AOR/DRAN, AORN/DRA), (BOR/DRBN, BORN/DRB), (COR/DRCN, CORN/DRC) and (DOR/DRDN, DORN/DRD) signals are used to process the out-of-range bit from the ADC as the ADC output data.

In 1:2 ratio, (AOR, AORN) and (BOR, BORN) will output this signal at half its initial speed.
In 1:4 ratio, (AOR, AORN), (BOR, BORN), (COR, CORN) and (DOR, DORN) will output this signal at $1 / 4$ of its initial speed.
In Staggered output mode: (AOR/DRAN, AORN/DRA), (BOR/DRBN, BORN/DRB), (COR/DRCN, CORN/DRC) and (DOR/DRDN, DORN/DRD) will output a Data Ready signal for each ports, centered on the corresponding data.
The frequency of the (DRA, DRAN), (DRB, DRBN), (DRC, DRCN) and (DRD, DRDN) depends on the DRTYPE mode (same as data in DR mode, half in DR/2 mode).

In 1:2 ratio, DR/DRN and DRB/DRBN are the same.
In 1:4 ratio, DR/DRN and DRD/DRDN are the same.

### 7.6 Output Clock Type Selection

Two modes for the output clock type can be chosen:

- DR mode: only the output clock rising edge is active, the output clock rate is the same as the output data rate;
- DR/2 mode: both the output clock rising and falling edges are active, the output clock rate is half the output data rate.
This is illustrated in Figure 7-9 and Figure 7-10.
Figure 7-9. DR Mode


Figure 7-10. DR/2 Mode


Table 7-2. Table 8. DMUX Output Clock Type Selection Settings

| DRTYPE | DMUX Output Clock Type |
| :--- | :--- |
| 1 | DR |
| 0 | DR/2 |

When DRTYPE is left floating, the default mode is DR.

### 7.7 Power Reduction Mode (SLEEP)

The power reduction (SLEEP) mode allows the user to reduce the power consumption of the device (demultiplexing part in Sleep mode). In this mode, the device's consumption is reduced to 5 W . The Power reduction mode is active when SLEEP is low. The device is in normal mode when SLEEP is high.

### 7.8 Standalone Delay Cell

A standalone delay cell is provided to allow the user to add a delay on the DAI/DAIN differential input signal. The delay is controlled via the DACTRL. The tuning range is about 550 ps varying from $\mathrm{V}_{\mathrm{CCD}} / 3$ to (2 $\left.\times \mathrm{V}_{\mathrm{CCD}}\right) / 3$. This function results in a delayed output signal: DAO/DAON. The DAI/DAIN and DAO/DAON are LVDS signals.

Figure 7-11. Standalone Delay Cell Block Diagram


### 7.9 Clock input Delay Cell

A delay cell is provided to allow the user to tune the delay between clock and data at the DEMUX input. The delay is controlled via the CLKDACTRL. It ranges from -275 ps to 275 ps for CLKDACTRL varying from $\mathrm{V}_{\mathrm{CCD}} / 3$ to $\left(2 \times \mathrm{V}_{\mathrm{CCD}}\right) / 3$.
This function results in a delayed internal clock signal.
Figure 7-12. Standalone Delay Cell Block Diagram


### 7.10 Built-In Self Test

The Built-in Self Test allows to test rapidly the DMUX block of the device. It is activated via the BIST bit (active low). When this signal is left floating, the BIST is inactive.

When in BIST mode, a clock must be applied to the device, which can be set to 1:2 or 1:4 mode. The output clock mode DRTYPE can be either DR or DR/2. In the BIST mode, all the bits are either all at low or high level (even and odd bits are in phase opposition) and transition every new cycle. For proper operation of the Built-In Self Test, $\mathrm{V}_{\mathrm{CCD}}$ should be set to 3.3 V minimum.

### 7.11 ADC Die Junction Temperature Monitoring

A die junction temperature measurement setting is available, for maximum junction temperature monitoring (hot point measurement). The measurement method consists in forcing a 1 mA current into a diode mounted transistor and sensing the voltage across the DIODE pin and the closest available ground pin. The measurement setup is described in Figure 7-13 on page 34.

Figure 7-13. ADC Diode for Die Junction Temperature Monitoring Setup (10 in parallel of 3)


## Caution:

Respect the current source polarity. In all cases, make sure that the maximum voltage compliance of the current source is limited to a maximum of 1 V or use a resistor mounted in series with the current source to avoid damages, which may occur to the transistor device (this may occur for instance if the current source is connected in reverse).

The diode VBE forward voltage versus junction temperature (in steady state conditions) characteristic is given in Figure 7-14. The forward voltage drop, ( $\mathrm{V}_{\text {DIODE }}$ ) across diode component, versus junction temperature, (including chip parasitic resistance), is given below ( $l_{\text {DIODE }}=1 \mathrm{~mA}$ ).

Figure 7-14. ADC Diode Characteristic $(\mathrm{I}=1 \mathrm{~mA})$


Note: $\quad$ The operating die junction temperature must be kept below $125^{\circ} \mathrm{C}$, to ensure long term device reliability.

### 7.12 Pattern Generator Function

The Pattern Generator function (enabled by connecting pin PGEB to $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}$ ) allows to check rapidly the ADC operation thanks to a checker board pattern delivered internally to the ADC. Each output bit of the ADC should toggle from 0 to 1 successively. At the AT84AS004 output, all bits of each port are all 1 or all 0 . The data on each port is either 0x2AA either $0 \times 155$ and does not change over clock cycles.

### 7.13 ADC Gain Control

The ADC gain is adjustable by the means of the pin W21 of the EBGA package.
The gain adjust transfer function is given below:


### 7.14 Sampling Delay Adjust

Sampling delay adjust (SDA pin) allows to fine tune the sampling ADC aperture delay TAD around its nominal value (160ps). This functionality is enabled thanks to the SDAEN signal, which is active when tied to $\mathrm{V}_{\mathrm{EE}}$ and inactive when tied to GND.
This feature is particularly interesting for interleaving ADCs to increase sampling rate.The variation of the delay around its nominal value as a function of the SDA voltage is shown in the following graph (simulation result).

Figure 7-15. Typical Tuning Range is $\pm 120$ ps for Applied Control Voltage Varying Between -0.5 V to 0.5 V on SDA pin.


Note: The variation of the delay in function of the temperature is negligible.

## AT84AS004

## 8. Equivalent Input/Output Schematics

### 8.1 Equivalent Analog Input Circuit and ESD Protection

Figure 8-1. AT8AS004 Analog Input Buffer Schematic (VIN/VINN)


Note: External $50 \Omega$ reverse termination are required.

### 8.2 Equivalent Clock Input Circuit and ESD Protection

Figure 8-2. AT84AS004 Clock Input Buffer Schematic (CLK/CLKN)


Note: The $100 \Omega$ termination mid point is on chip and AC coupled to ground through a 40 pF capacitor.

### 8.3 Equivalent Data/Clock Output Buffer Circuit and ESD Protection

Figure 8-3. AT84AS004 Data (Ai/AiN...Di/DiN), Clock (DR/DRN) and DAO/DAON Output Buffer Schematic


### 8.4 Standalone Delay Cell Data Input (DAI/DAIN) Buffer Circuit and ESD Protection

Figure 8-4. AT84AS004 Standalone Delay Cell Input DAI/DAIN Buffer Schematic


## AT84AS004

### 8.5 Delay Cell (DACTRL/DACTRLN and CLKCTRL/CLKCTRLN) Control Input Schematic and ESD Protection

Figure 8-5. AT84AS004 Delay Cell Control Input DACTRL/DACTRLN and CLKCTRL/CLKCTRLN Buffer Schematic


### 8.6 DRRB Equivalent Input Schematic and ESD Protection

Figure 8-6. AT84AS004 DRRB Reset Input Buffer Schematic


## AT84AS004

### 8.7 ASYNCRST Equivalent Input Schematic and ESD Protection

Figure 8-7. AT84AS004 Asynchronous Reset ASYNCRST Buffer Schematic


### 8.8 ADC Gain Adjust Equivalent Input Circuits and ESD Protection

Figure 8-8. AT84AS004 Gain Adjust Control Input Buffer Schematic (GA)


### 8.9 B/GB, SDAEN and PGEB Equivalent Input Schematics and ESD Protection

Figure 8-9. AT84AS004 B/GB, SDAEN and PGEB, Control Buffer Schematic


### 8.10 Control Signals Input Buffers and ESD Protection

Figure 8-10. AT84AS004 Control Signals Buffer Schematic (RS, DRTYPE, BIST, SLEEP, STAGG, RS, DAEN)


## 9. Definitions of Terms

Table 9-1. Definition of Terms

| (Fs max) | Maximum sampling frequency | Sampling frequency for which ENOB < 6bit.s |
| :---: | :---: | :---: |
| (Fs min) | Minimum sampling frequency | Sampling frequency for which the ADC Gain has fallen by 0.5 dB with respect to the gain reference value. Performances are not guaranteed below this frequency. |
| (BER) | Bit error rate | Probability to exceed a specified error threshold for a sample at maximum specified sampling rate. An error code is a code that differs by more than $\pm 32$ LSB from the correct code. |
| (FPBW) | Full power input bandwidth | Analog input frequency at which the fundamental component in the digitally reconstructed output waveform has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for input at fullscale $-1 \mathrm{~dB}(-\mathrm{dBFS})$. |
| (SSBW) | Small signal input bandwidth | Analog input frequency at which the fundamental component in the digitally reconstructed output waveform has fallen by 3 dB with respect to its low frequency value (determined by FFT analysis) for input at fullscale $-10 \mathrm{~dB}(-10 \mathrm{dBFS})$. |
| (SINAD) | Signal-to-noise and distortion ratio | Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below full-scale ( -1 dBFS ), to the RMS sum of all other spectral components, including the harmonics except DC. |
| (SNR) | Signal-to-noise ratio | Ratio expressed in dB of the RMS signal amplitude, set to 1 dB below full-scale, to the RMS sum of all other spectral components excluding the twenty five first harmonics. |
| (THD) | Total harmonic distortion | Ratio expressed in dB of the RMS sum of the first twenty five harmonic components, to the RMS input signal amplitude, set at 1 dB below fullscale. It may be reported in dB (that is, related to converter -1 dB fullscale), or in dBc (i.e, related to input signal level). |
| (SFDR) | Spurious free dynamic range | Ratio expressed in dB of the RMS signal amplitude, set at 1 dB below full-scale, to the RMS value of the highest spectral component (peak spurious spectral component). The peak spurious component may or may not be a harmonic. It may be reported in dB (that is, related to converter -1 dB full-scale), or in dBc (i.e, related to input signal level). |
| (ENOB) | Effective number of bits | $E N O B=\frac{\text { SINAD }-1 \cdot 76+20 \log \frac{A}{F S / 2} 2}{6 \cdot 02} \begin{aligned} & \text { Where } A \text { is the actual } \\ & \text { input amplitude and } V \text { is } \\ & \text { the full-scale range of the } \\ & \text { ADC under test. } \end{aligned}$ |
| (DNL) | Differential nonlinearity | The Differential Non Linearity for an output code is the difference between the measured step size of code $i$ and the ideal LSB step size. DNL (i) is expressed in LSBs. DNL is the maximum value of all DNL (i). DNL error specification of less than 1 LSB guarantees that there are no missing output codes and that the transfer function is monotonic. |
| (INL) | integral nonlinearity | The Integral Non Linearity for an output code is the difference between the measured input voltage at which the transition occurs and the ideal value of this transition. INL (i) is expressed in LSBs, and is the maximum value of all INL (i). |
| (TA) | Aperture delay | Delay between the rising edge of the differential clock inputs (CLK,CLKB) (zero crossing point), and the time at which (VIN,VINB) is sampled. |

Table 9-1. Definition of Terms (Continued)

| (JITTER) | Aperture uncertainty | Sample to sample variation in aperture delay. The voltage error due to <br> jitter depends on the slew rate of the signal at the sampling point. |
| :--- | :--- | :--- |
| (TS) | Settling time | Time delay to achieve 0.2 \% accuracy at the converter output when a <br> $80 \%$ full-scale step function is applied to the differential analog input. |
| (ORT) | Over voltage recovery time | Time to recover 0.2\% accuracy at the output, after a 150 \% full-scale <br> step applied on the input is reduced to midscale. |
| (TOD) | Digital data output delay | Delay from the rising edge of the differential clock inputs (CLK,CLKB) <br> (zero crossing point) to the next point of change in the differential output <br> data (zero crossing) with specified load. |
| (TDR) | Data ready output delay | Delay from the falling edge of the differential clock inputs (CLK,CLKB) <br> (zero crossing point) to the next point of change in the differential output <br> data (zero crossing) with specified load. |
| (TD1) | Time delay from data <br> transition to data ready | General expression is TD1 = TDR - TOD + 2 Clock cycles |
| (TD2) | To data |  |
| timy from data ready | Encoding clock period | General expression is TD2 = TOD + 2 clock cycles - TDR |
| (TC) | TC1 = Minimum clock pulse width (high) TC = TC1 + TC2 |  |
| TC2 = minimum clock pulse width (low). |  |  |.

## 10. Thermal and Moisture Characteristics

As there is no JEDEC standard definition for the thermal resistance applied to a multi-die device, only the thermal resistance for each die (ADC block powered on only or DMUX block powered on only) is provided. For easy understanding of the thermal behavior of the device, thermal data with both devices powered on are however provided.

All results were computed with ANSYS thermal simulation tool and with the following assumptions:

- Half geometry simulation
- DC heating zone $=1.9 \times 1.9 \mathrm{~mm}^{2}$
- MUX heating $4.0 \times 4.0 \mathrm{~mm}^{2}$
- No air, pure conduction, no radiation


### 10.1 Thermal Resistance from Junction To Bottom of Balls

When both blocks are powered on, the thermal simulation results in:

- Temperature at the center of the ADC block $=32.9^{\circ} \mathrm{C}$
- Temperature at the center of the DMUX block $=13.6^{\circ} \mathrm{C}$

When each block is powered on at a time, the resulting thermal resistance from junction to bottom of balls is:

- Rth Junction-bottom of balls (ADC block on only) $=7^{\circ} \mathrm{C} / \mathrm{W}$
- Rth Junction-bottom of balls (DMUX block on only) $=3.9^{\circ} \mathrm{C} / \mathrm{W}$


### 10.2 Thermal Resistance from Junction To Top of Case

When both blocks are powered on, the resulting thermal resistance from junction to top of case is:

- Temperature at the center of the ADC block $=18.5^{\circ} \mathrm{C}$
- Temperature at the center of the DMUX block $=4.1^{\circ} \mathrm{C}$

When each block is powered on at a time, the resulting thermal resistance from junction to top of case is:

- Rth Junction- top of case (ADC block on only) $=4.1^{\circ} \mathrm{C} / \mathrm{W}$
-Rth Junction- top of case (DMUX block on only) $=1.5^{\circ} \mathrm{C} / \mathrm{W}$


### 10.3 Thermal Resistance from Junction To Board

When both blocks are powered on, the resulting thermal resistance from junction to board is:

- Temperature at the center of the ADC block $=57.6^{\circ} \mathrm{C}$
- Temperature at the center of the DMUX block $=37.3^{\circ} \mathrm{C}$

When each block is powered on at a time, the resulting thermal resistance from junction to board is:

- Rth Junction- board (ADC block on only) $=8^{\circ} \mathrm{C} / \mathrm{W}$
- Rth Junction- board (DMUX block on only) $=4.9^{\circ} \mathrm{C} / \mathrm{W}$

Note: Assumed board size $=53 \times 43 \mathrm{~mm}^{2}$

### 10.4 Thermal Resistance from Junction To Ambient

When both blocks are powered on, the resulting thermal resistance from junction to ambient is:

- Temperature at the center of the ADC block $=106^{\circ} \mathrm{C}$
- Temperature at the center of the DMUX block $=85.3^{\circ} \mathrm{C}$

When each block is powered on at a time, the resulting thermal resistance from junction to ambient is:

- Rth Junction- ambient (ADC block on only) $=17.1^{\circ} \mathrm{C} / \mathrm{W}$
- Rth Junction- ambient (DMUX block on only) $=13.9^{\circ} \mathrm{C} / \mathrm{W}$


### 10.5 Thermal Management Recommendations

In still air and $25^{\circ} \mathrm{C}$ ambient temperature conditions, the maximum temperature of $106^{\circ} \mathrm{C}+25^{\circ} \mathrm{C}=$ $131^{\circ} \mathrm{C}$ is reached for the ADC block. It is consequently necessary to manage the heat from the AT84AS004 very carefully to avoid permanent damages of the device due to over temperature operation.

In no air cooling conditions, an external heatsink must be placed on top of package. An electrical isolation may be necessary as the top of the package is at $\mathrm{V}_{\mathrm{EE}}=-5 \mathrm{~V}$ potential.

It is advised to use an external heatsink with intrinsic thermal resistance better than $4^{\circ} \mathrm{C} /$ Watt when using air at room temperature $20 \sim 25^{\circ} \mathrm{C}$. At $60^{\circ} \mathrm{C}$, the external heatsink should have an intrinsic thermal resistance better than $3^{\circ} \mathrm{C} /$ Watt. Figure 10-1 provides the outlines of the heat sink used on the AT84AS004EB evaluation board.

Figure 10-1. AT84AS004-EB Evaluation Board Heat Sink Outlines


Note: All units are in mm

### 10.6 Moisture Characteristics

This device is sensitive to the moisture (MSL3 according to JEDEC standard).
Shelf life in sealed bag: 12 months at $<40^{\circ} \mathrm{C}$ and $<90 \%$ relative humidity (RH).
After this bag is opened, devices that will be subjected to infrared reflow, vapor-phase reflow, or equivalent processing (peak package body temperature $260^{\circ} \mathrm{C}$ for ROHS versions and $220^{\circ} \mathrm{C}$ for non ROHS versions) must be:

- Mounted within 168 hours at factory conditions of $30^{\circ} \mathrm{C} / 60 \% \mathrm{RH}$, or
- Stored at $80 \%$ RH

Devices require baking, before mounting, if Humidity Indicator is $>20 \%$ when read at $23^{\circ} \mathrm{C}$ $\pm 5^{\circ} \mathrm{C}$.

If baking is required, devices may be baked for:

- 192 hours at $40^{\circ} \mathrm{C}+5^{\circ} \mathrm{C} /-0^{\circ} \mathrm{C}$ and $<5 \%$ RH for low temperature device containers, or
-24 hours at $125^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}$ for high-temperature device containers.


## 11. Applying the AT84AS004

### 11.1 Bypassing, Decoupling and Grounding

All power supplies have to be decoupled to ground as close as possible to the signal accesses to the board by $1 \mu \mathrm{~F}$ in parallel to 100 nF .

Figure 11-1. AT84AS004 Power supplies Decoupling and grounding Scheme


Note: $\quad V_{C C D}$ and $V_{C C A}$ planes should be separated but the two power supplies can be reunited by a strap on the board.
Each group of neighboring power supply pins attributed to the same value should be bypassed with at least one pair of 100 pF in parallel to 10 nF capacitors. These capacitors should be placed as close as possible to the power supply package pins.
The minimum required pairs of capacitors by power supply type is:

$$
\begin{aligned}
& -10 \text { for } V_{C C A} \\
& -15 \text { for } V_{C C D} \\
& -11 \text { for } V_{E E} \\
& -22 \text { for } V_{\text {PLUSD }} \\
& -3 \text { for } V_{\text {MINUSD }}
\end{aligned}
$$

Figure 11-2. AT84AS004 Power Supplies Bypassing Scheme


### 11.2 Analog Input Implementation

Two pins are available for each positive (VIN) and negative (VINN) inputs. It is necessary to terminate one of each input pair by $50 \Omega$ to ground as close as possible to the EBGA package pins. This is illustrated in Figure 11-3.

Figure 11-3. AT84AS004 Analog Input Reverse Termination Scheme


The analog input of the AT84AS004 device can be indifferently entered in single-ended or differential mode.

Figure 11-4. AT84AS004 Analog Input Termination Scheme (Single-ended)


Note: The two $50 \Omega$ terminations connected to the two negative inputs (VINN) can be replaced by one $25 \Omega$ resistor to ground.

Figure 11-5. AT84AS004 Analog Input Termination Scheme (Differential)


### 11.3 Clock Input Implementation

Please refer to the ADC Application Note AT84AS003/4 for a recommended clock input AC coupling scheme. The AT84AS004 clock inputs (CLK/CLKN) are designed for either single-ended or differential operation but it is recommended to drive the clock differentially to optimize the device's performances at high frequencies. No external $50 \Omega$ termination are required for the clock inputs (CLK/CLKN) as they are already on-chip terminated by two $50 \Omega$ resistors connected to ground via an on-chip 40 pF capacitor.

The AT84AS004 input clock can be used in either DC coupled ( 0 V common mode) or AC coupled (ECL, LVDS for example) mode. It is recommended to use a differential sinewave signal ( 0 dBm or 894 mVp p differential) centered on OV common mode to drive the clock signals. A balun (with Sqrt(2) ratio) may then be necessary to convert the single-ended clock signal to a differential clock signal.

Note: If the clock frequency is fixed, then it is recommended to narrow-band filter the clock signal in order to minimize its jitter and the integrated noise over the band of interest.

Figure 11-6. AT84AS004 Clock Input Termination Scheme (Single-ended)


Figure 11-7. AT84AS004 Clock Input Recommended Termination Scheme (Differential)


## AT84AS004

### 11.4 LVDS Input Implementation

The DAI/DAIN input data of the standalone delay cell is LVDS compatible. It is $2 \times 50 \Omega$ differentially onchip terminated as described in Figure 11-8.

Figure 11-8. AT84AS004 LVDS Input (DAI/DAIN) Termination Scheme


### 11.5 LVDS Output Implementation

The data (Ai/AiN...Di/DiN, AOR/AORN...DOR/DORN and DAO/DAON) and clock outputs (DR/DRN) are LVDS compatible. They have to be $100 \Omega$ differentially terminated as described in Figure 11-9.

Figure 11-9. AT84AS004 LVDS Output Termination Scheme

## AT84AS004



### 11.6 DRRB and ASYNCRST Implementation

The DRRB and ASYNCRST are required to start the device properly. DRRB is active at low level while ASYNCRST is active at high level.

As it is recommended to apply both reset signals simultaneously, one possible solution is to use a differential driver so that DRRB and ASYNCRST are generated as the two signals of a differential pair. This would allow for both the simultaneous application of the signals to the device a simple way to drive both signals. An example is provided below, Figure 11-10.

Figure 11-10. AT84AS004 DRRB and ASYNCRST Driver Scheme


Please refer to the AT84AS003/4 ADC Application Note for Reset implementation.

## 12. Package Information

Figure 12-1. EBGA317 Package Outline


TOP VIEW


BOTTOM VIEW

| DIMENSIONAL REFERENCES |  |  |  |
| :---: | :---: | :---: | :---: |
| REF. | MIN. | NOM. | MAX. |
| A | 1.25 | 1.45 | 1.65 |
| A1 | 0.50 | 0.60 | 0.70 |
| A2 | 0.75 | 0.85 | 0.95 |
| A4 | 0.10 |  |  |
| D | 34.80 | 35.00 | 35.20 |
| D1 | 33.02 (BSC.) |  |  |
| E | 24.80 | 25.00 | 25.20 |
| E1 | 22.86 (BSC.) |  |  |
| b | 0.60 | 0.75 | 0.90 |
| MD | 27 |  |  |
| ME | 19 |  |  |
| N | 317 |  |  |
| bbb |  |  | 0.25 |
| ddd |  |  | 0.20 |
| e | 1.27 TYP. |  |  |
| Q | 0.25 |  |  |

## NOTES:

1. ALL DIMENSIONS ARE IN MILLIMETERS.
2. "e" REPRESENTS THE BASIC SOLDER BALL GRID PITCH.
3. "MD" AND "ME" REPRESENTS THE BASIC SOLDER BALL MATRIX SIZE IN "D" AND "E" DIRECTION RESPECTIVELY, AND SYMBOL "N" IS THE MAXIMUM ALLOWABLE NUMBER OF BALLS AFTER DEPOPULATING
4. DIMENSION "b" IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER PARALLEL TO PRIMARY DATUM C.
5. Dimension "ddd" IS measured parallel to primary datum C.
6. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.
7. PACKAGE SURFACE SHALL BE Ni PLATED.

8. BLACK SPOT FOR PIN 1 IDENTIFICATION.
9. ENCAPSULANT SIZE MAY VARY WITH DIE SIZE.
10. "A4" IS MEASURED AT THE EDGE OF ENCAPSULANT TO THE INNER EDGE OF BALL PAD.
11. DIMENSIONING AND TOLERANCING PER ASME Y14.5 1994
12. THE OUTLINE DIMENSION IS REFERENCE TO JEDEC MSO34.
13. FOR QUALIFICATION PURPOSE ONLY.

Note: The two pads at the bottom of the EBGA package are the dice moldings and should not be soldered to the board.

Figure 12-2. Land Pattern Recommendation
TOP VIEW


BOTTOM VIEW
$\begin{array}{lllllllllllll}26 & 24 & 22 & 20 & 18 & 16 & 14 & 12 & 10 & 8 & 6 & 4 & 2\end{array}$


LAND PATTERN
RECOMMENDATIONS


| A | B | C | D | E | e | b |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 25.00 | 35.00 | 0.85 | 22.86 | 33.02 | 1.27 | 0.60 |

## 13. Ordering Information

Table 13-1. Ordering Information

| Part Number | Package | Temperature Range | Screening | Comments |
| :--- | :--- | :--- | :--- | :--- |
| AT84AS004CTP | EBGA 317 | Commercial $C$ <br> $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{amb}}, \mathrm{T}_{\mathrm{J}}<90^{\circ} \mathrm{C}$ | Standard | Contact e2v sales |
| AT84AS004VTP | EBGA 317 | Industrial $V$ <br> $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{amb}}, \mathrm{T}_{\mathrm{J}}<110^{\circ} \mathrm{C}$ | Standard | Contact e2v sales |
| AT84AS004CTPY | EBGA 317 <br> RoHS | Commercial $C$ <br> $0^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{amb}}, \mathrm{T}_{\mathrm{J}}<90^{\circ} \mathrm{C}$ | Standard | Contact e2v sales |
| AT84AS004VTPY | EBGA 317 <br> RoHS | Industrial $V$ <br> $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{amb}}, T_{j}<110^{\circ} \mathrm{C}$ | Standard | Contact e2v sales |
| AT84AS004TP-EB | EBGA 317 | Ambient | Standard | Evaluation kit |

## Table of Contents

Features ..... 1
Performances ..... 1
Screening ..... 2
Applications ..... 2
1 Description ..... 2
2 Block Diagram ..... 3
3 Functional Description ..... 4
4 Specifications ..... 6
4.1 Absolute Maximum Ratings .....  6
4.2 Electrical Operating Characteristics .....  8
4.3 Explanation of Test Levels ..... 13
4.4 Digital Coding ..... 14
5 Characterization Results ..... 15
5.1 Nominal Conditions ..... 15
5.2 Full Power Input Bandwidth ..... 15
5.3 VSWR versus Input Frequency ..... 16
5.4 Step Response ..... 16
5.5 Dynamic Performance versus Sampling Frequency ..... 17
5.6 Dynamic Performance versus Input Frequency ..... 17
5.7 Signal Spectrum ..... 18
5.8 Dynamic Performance Sensitivity versus Temperature and Power Supply ..... 19
5.9 Dual Tone Performance ..... 20
5.10 NPR Performance ..... 21
6 Pin Description ..... 22
7 Main Features ..... 26
7.1 Reset ..... 26
7.2 Control Signal Settings ..... 28
7.3 Programmable DMUX Ratio ..... 29
7.4 Output Mode (STAGG) ..... 30
7.5 Out Of Range Bit and Data Ready Output Clock ..... 33
7.6 Output Clock Type Selection ..... 33
7.7 Power Reduction Mode (SLEEP) ..... 34
7.8 Standalone Delay Cell ..... 34
7.9 Clock input Delay Cell ..... 34
7.10 Built-In Self Test ..... 34
7.11 ADC Die Junction Temperature Monitoring ..... 34
7.12 Pattern Generator Function ..... 36
7.13 ADC Gain Control ..... 36
7.14 Sampling Delay Adjust ..... 36
8 Equivalent Input/Output Schematics ..... 37
8.1 Equivalent Analog Input Circuit and ESD Protection ..... 37
8.2 Equivalent Clock Input Circuit and ESD Protection ..... 37
8.3 Equivalent Data/Clock Output Buffer Circuit and ESD Protection ..... 38
8.4 Standalone Delay Cell Data Input (DAI/DAIN) Buffer Circuit and ESD Protection ..... 38
8.5 Delay Cell (DACTRL/DACTRLN and CLKCTRL/CLKCTRLN) Control Input Schematic and ESD Protection ..... 39
8.6 DRRB Equivalent Input Schematic and ESD Protection ..... 40
8.7 ASYNCRST Equivalent Input Schematic and ESD Protection ..... 41
8.8 ADC Gain Adjust Equivalent Input Circuits and ESD Protection ..... 41
8.9 B/GB, SDAEN and PGEB Equivalent Input Schematics and ESD Protection ..... 42
8.10 Control Signals Input Buffers and ESD Protection ..... 42
9 Definitions of Terms ..... 43
10 Thermal and Moisture Characteristics ..... 45
10.1 Thermal Resistance from Junction To Bottom of Balls ..... 45
10.2 Thermal Resistance from Junction To Top of Case ..... 45
10.3 Thermal Resistance from Junction To Board ..... 45
10.4 Thermal Resistance from Junction To Ambient ..... 46
10.5 Thermal Management Recommendations ..... 46
10.6 Moisture Characteristics ..... 47
11 Applying the AT84AS004 ..... 47
11.1 Bypassing, Decoupling and Grounding ..... 47
11.2 Analog Input Implementation ..... 48
11.3 Clock Input Implementation ..... 49
11.4 LVDS Input Implementation ..... 51
11.5 LVDS Output Implementation ..... 51
11.6 DRRB and ASYNCRST Implementation ..... 52
12 Package Information ..... 53
13 Ordering Information ..... 55

## How to reach us

Home page: www.e2v.com

## Sales offices:

## Europe Regional sales office

e2v Itd
106 Waterhouse Lane
Chelmsford Essex CM1 2QU
England
Tel: +44 (0)1245 493493
Fax: +44 (0)1245 492492
mailto: enquiries @e2v.com

## e2v sas

16 Burospace
F-91572 Bièvres Cedex
France
Tel: +33 (0) 160195500
Fax: +33 (0) 160195529
mailto: enquiries-fr@e2v.com
e2v gmbh
Industriestraße 29
82194 Gröbenzell
Germany
Tel: +49 (0) 8142 41057-0
Fax: +49 (0) 8142284547
mailto: enquiries-de@e2v.com

## Americas

## e2v inc

520 White Plains Road
Suite 450 Tarrytown, NY 10591
USA
Tel: +1 (914) 5926050 or 1-800-342-5338,
Fax: +1 (914) 592-5148
mailto: enquiries-na@e2v.com

## Asia Pacific

e2v Itd
11/F.,
Onfem Tower,
29 Wyndham Street,
Central, Hong Kong
Tel: +852 3679364 8/9
Fax: +852 35831084
mailto: enquiries-ap@e2v.com

## Product Contact:

e2v
Avenue de Rochepleine
BP 123-38521 Saint-Egrève Cedex
France
Tel: +33 (0)4 76583000

## Hotline:

mailto: hotline-bdc@e2v.com

Whilst e2v has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.

