

CCD30-11 Front Illuminated Advanced Inverted Mode High Performance CCD Sensor

FEATURES

- 1024 by 256 Pixel Format
- 26 µm Square Pixels
- Image Area 26.6 x 6.7 mm
- Wide Dynamic Range
- Symmetrical Anti-static Gate Protection
- Advanced Inverted Mode Operation
- Anti-blooming Readout Register
- Zero Light Emitting Output Amplifier

APPLICATIONS

- Spectroscopy
- Scientific Imaging
- TDI Operation.

INTRODUCTION

The CCD30-11 is a high performance CCD sensor designed as an upgrade for the CCD15-11, for use in the scientific spectroscopy instrument market. With an array of 1024 x 256, 26 μ m square pixels it has an imaging area to suit most spectrometer outputs of 26.6 x 6.7 mm (1.05 x 0.26 inch).


The readout register is organised along the long (1024 pixel) edge of the sensor and contains an anti-blooming drain to allow high speed binning operations of low level signals which may be adjacent to much stronger signals. The novel output amplifier design has no light emission.

Standard three phase clocking and buried channel charge transfer are employed and Advanced Inverted Mode Operation (AIMO) is included as standard.

The CCD30-11 is packaged in a 20-pin DIL ceramic package and is pin compatible (but not completely clock compatible) with the CCD15-11, with the exception that temperature sensing diodes are not provided.

In common with other e2v technologies CCD sensors, the CCD30-11 is also available with the addition of either a fibre-optic window or a UV sensitive coating. See technical paper on the e2v website titled UV conversion coatings.

Designers are advised to consult e2v technologies should they be considering using CCD sensors in abnormal environments or if they require customised packaging or performance features.



TYPICAL PERFORMANCE

| Pixel readout frequency | 45 kHz |
|------------------------------|----------------------------|
| Output amplifier sensitivity | 1.8 μV/e ⁻ |
| Peak signal | 500 ke ⁻ /pixel |
| Dynamic range | 125000:1 |
| Spectral range | 420–1060 nm |
| Readout noise | 4 e ⁻ rms |
| QE at 700nm | 47 % |
| Peak output voltage | 900 mV |

GENERAL DATA

Format

| Image area | 26.6 x 6.7 mm | | | |
|---------------|-----------------------------|--|--|--|
| Active pixels | 1024 (H) x 255 (V) (usable) | | | |
| Pixel size | 26 x 26 μm | | | |

Package

| Package size | 32.89 x 20.07 mm |
|-------------------|------------------------------|
| Number of pins | 20 |
| Inter-pin spacing | 2.54 mm |
| Inter-row spacing | 15.24 mm |
| Window material | quartz or removable glass |

Whilst e2v technologies has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. e2v technologies accepts no liability beyond that set out in its standard conditions of sale in respect of infringement of third party patents arising from the use of tubes or other devices in accordance with information contained herein.

e2v technologies (uk) limited, Waterhouse Lane, Chelmsford, Essex CM1 2QU United Kingdom Holding Company: e2v technologies plc Telephone: +44 (0)1245 493493 Facsimile: +44 (0)1245 492492

PERFORMANCE

| | | | Min | Typical | Max | Units | Note |
|--|---------------------------------------|-----------|---------|---------|---------------------------|-------------------------|------|
| Peak charge storage | | | 500,000 | | e ⁻ /pixel | 1 | |
| Peak output voltage (unbir | nned) | | | 900 | | mV | 1 |
| Dark signal at 293 K | | | | 250 | 500 | e ⁻ /pixel/s | 2, 6 |
| Chargo transfer officionay | | Parallel | | >99.999 | | % | 3 |
| Charge transfer efficiency | | Serial | | >99.999 | | % | ٥ |
| Output amplifier sensitivity | | 1.3 | 1.8 | 2.3 | μV/e ⁻ | | |
| Readout noise at 253 K | | | 4 | 6 | rms e ⁻ /pixel | 4 | |
| Readout frequency | | | 45 | 5000 | kHz | 5 | |
| Photo response non-unifor | rmity (std. de | eviation) | | 3 | | % of mean | |
| Binned column dark signal non-uniformity at 293 K (std. deviation) | | | | 15 | e ⁻ /pixel/s | 6 | |
| Binned column DSNU | No. of col >50 ke ⁻ /s | umns | | | 10 | | 6 |
| spikes at 293 K | No. of col >200 ke ⁻ /s | - | | | 2 | | 6 |

ELECTRICAL INTERFACE CHARACTERISTICS

Electrode capacitances (at mid-clock level):

| | Typical | Units |
|------------------|---------|-------|
| IØ/IØ interphase | 2.0 | nF |
| RØ/RØ interphase | 70 | pF |
| IØ/SS | 11 | nF |
| RØ/SS | 185 | pF |
| Output impedance | 300 | Ω |

NOTES

- 1. Signal level at which resolution begins to degrade. The typical values are those expected from design.
- The typical average (background) dark signal at any temperature T (kelvin) between 230 and 300 K is given

$$Q_d/Q_{d0} = 1.14 \times 10^6 T^3 e^{-9080/T}$$

where Q_{d0} is the dark current at 293 K. Note that this is typical performance and some variation may be seen between devices. Below 230 K additional dark current components with a weaker temperature dependence may become significant.

- 3. Not routinely measured but expected to exceed the typical value.
- 4. Measured at a pixel readout frequency of 18 kHz using a dual-slope integrator technique (i.e. correlated double sampling). All other tests measured at 45 kHz.
- 5. Readout above 5000 kHz can be achieved but performance to the parameters given cannot be guaranteed.
- 6. Dark signal and DSNU values specified at 293 K are calculated from tests performed at 273 K.

BLEMISH SPECIFICATION

Pixels where charge is temporarily held. **Traps**

Traps can be seen as a line of trailing

charge.

Black spots Are counted when they have a

responsivity outside 10% of the local

mean signal.

White column

A column which contains at least 9 white

defects

Black column A column which contains at least 9 black

defects.

Are counted when they have a generation White spots

rate 40 times the specified maximum dark signal generation rate at 293K. The typical temperature dependence of white spot blemishes is different from that of the average dark signal and is given by:


$$Q_d/Q_{d0} = 122T^3e^{-6400/T}$$

| GRADE | 0 | 1 | 2 |
|--------------------------|----|----|----|
| Column defects: black | 0 | 1 | 6 |
| white | 0 | 0 | 0 |
| Black spots | 9 | 16 | 80 |
| Traps | 1 | 2 | 5 |
| White spots | 10 | 10 | 15 |


Minimum separation between adjacent black columns50 pixels

Note: The amplitude of white spots and columns will decrease rapidly with temperature.

TYPICAL OUTPUT CIRCUIT NOISE (If measured using clamp and sample)




TYPICAL SPECTRAL RESPONSE (No window)




NOTE

7. Quantum Efficiency is not measured during factory tests.


TYPICAL VARIATION OF DARK CURRENT WITH SUBSTRATE VOLTAGE



TYPICAL VARIATION OF DARK CURRENT WITH TEMPERATURE



DEVICE SCHEMATIC



CONNECTIONS, TYPICAL VOLTAGES AND ABSOLUTE MAXIMUM RATINGS

| | | | CLOCK AMPLITUDE OR DC LEVEL (V) (see note 10) | | | MAX RATINGS with respect to |
|-----|-----|---------------------------------------|--|------------|---------------|-----------------------------|
| PIN | REF | DESCRIPTION | Min | Typical | Max | Substrate SS |
| 1 | - | No connection | | - | | - |
| 2 | IØ3 | Image section, phase 3 (clock pulse) | 10 | 12 | 15 | ±20 V |
| 3 | IØ2 | Image section, phase 2 (clock pulse) | 10 | 12 | 15 | ±20 V |
| 4 | IØ1 | Image section, phase 1 (clock pulse) | 10 | 12 | 15 | ±20 V |
| 5 | SS | Substrate | 8 | 8.8 | 11 | - |
| 6 | ØR | Output reset pulse | 10 | 12 | 15 | ±20 V |
| 7 | RØ3 | Reset register, phase 3 (clock pulse) | 8 | 10 | 15 | ±20 V |
| 8 | RØ2 | Reset register, phase 2 (clock pulse) | 8 10 15 | | ±20 V | |
| 9 | RØ1 | Reset register, phase 1 (clock pulse) | 8 10 15 | | ±20 V | |
| 10 | - | No connection | | | - | |
| 11 | - | No connection | | | - | |
| 12 | OG | Output gate | 2 | 3 | 5 | ±20 V |
| 13 | OS | Output transistor source | | See note 8 | | -0.3 to +25 V |
| 14 | OD | Output drain | 27 | 30 | 32 | -0.3 to +25 V |
| 15 | RD | Reset transistor drain | 15 | 17 | 19 | -0.3 to +25 V |
| 16 | SS | Substrate | 8 8.8 11 | | -0.3 to +25 V | |
| 17 | - | No connection | - | | - | |
| 18 | DD | Dump drain | 20 24 25 | | -0.3 to +25 V | |
| 19 | SG | Spare gate | 0 0 VSS +19 | | ±20 V | |
| 20 | - | No connection | - | | | - |


If all voltages are set to the 'typical' values, operation at or close to specification should be obtained. Some adjustment within the minimum – maximum range specified may be required to optimise performance.

Voltage between pairs of pins: OS to OD + 15 V. Maximum current through any source or drain pin: 10 mA.

SG needs to be grounded to prevent unwanted charge moving into the register.

DD controls the anti blooming function of the register and also biases the drains around the edge of the CCD, protecting the image and register from charge generated elsewhere spilling into these sensitive regions of the device.


OUTPUT CIRCUIT




NOTES

- 8. Not critical; can be a 1 5 mA constant current source, or 5 10 k Ω resistor.
- 9. The amplifier has a DC restoration circuit, which is activated internally whenever IØ3 is pulsed high.
- 10. Readout register clock pulse low levels +1V; other clock low levels 0 ± 0.5 V.
- 11. Output node capacity is typically 2 times that of the image section.


FRAME READOUT TIMING DIAGRAM



DETAIL OF LINE TRANSFER




DETAIL OF OUTPUT CLOCKING



LINE OUTPUT FORMAT

7130A



CLOCK TIMING REQUIREMENTS


| Symbol | Description | Min | Тур | Max | Unit |
|---------------------|---|-----------------|--------------------|--------------------|------|
| Ti | Image clock period | 15 | 30 | See note 12 | μS |
| t _{wi} | Image clock pulse width | 7 | 15 | See note 12 | μS |
| t _{ri} | Image clock pulse rise time (10 to 90%) | 0.5 | 2 | 0.5t _{oi} | μS |
| t _{fi} | Image clock pulse fall time (10 to 90%) | t _{ri} | 2 | 0.5t _{oi} | μS |
| t _{oi} | Image clock pulse overlap | 3 | 5 | 0.2T _i | μS |
| t _{li} | Image clock pulse, two phase low | 3 | 5 | 0.2T _i | μS |
| t _{dir} | Delay time, IØ stop to RØ start | 3 | 5 | See note 12 | μS |
| t _{dri} | Delay time, RØ stop to IØ start | 1 | 2 | See note 12 | μS |
| Tr | Output register clock cycle period | 200 | See note 13 | See note 12 | ns |
| t _{rr} | Clock pulse rise time (10 to 90%) | 50 | 0.1T _r | 0.3T _r | ns |
| t _{fr} | Clock pulse fall time (10 to 90%) | t _{rr} | 0.1T _r | 0.3T _r | ns |
| tor | Clock pulse overlap | 20 | 0.5t _{rr} | 0.1T _r | ns |
| t _{wx} | Reset pulse width | 30 | 0.1T _r | 0.2T _r | ns |
| t_{rx} , t_{fx} | Reset pulse rise and fall times | 20 | 0.5t _{rr} | 0.2T _r | ns |
| t _{dx} | Delay time, ØR low to RØ3 low | 30 | 0.5T _r | 0.8T _r | ns |


NOTES

- 12. No maximum other than that necessary to achieve an acceptable dark signal at the longer readout times.
- 13. As set by the readout period. See note 4.

OUTLINE

(All dimensions without limits are nominal)





Outline Note

The device is normally supplied with a temporary glass window for protection purposes. It can also be supplied with a fixed, quartz or fibre-optic window where required.

| Ref | Millimetres | | | |
|-----|------------------|---------|--|--|
| Α | 32.89 ± 0.38 | | | |
| В | 20.07 | ± 0.25 | | |
| С | 6.7 | | | |
| D | 3.30 ± | 0.33 | | |
| Е | 15.24 ± 0.25 | | | |
| F | 0.254 | + 0.051 | | |
| F | 0.254 | - 0.025 | | |
| G | 5.21 | | | |
| Н | 0.46 ± 0.05 | | | |
| J | 2.54 ± 0.13 | | | |
| K | 22.86 ± 0.13 | | | |
| L | 1.65 ± 0.56 | | | |
| М | 26.6 | | | |

ORDERING INFORMATION

Options include:

- · Temporary Quartz Window
- Permanent Quartz Window
- Temporary Glass Window

For further information on the performance of these and other options, please contact e2v technologies.

HANDLING CCD SENSORS

CCD sensors, in common with most high performance MOS IC devices, are static sensitive. In certain cases a discharge of static electricity may destroy or irreversibly degrade the device. Accordingly, full antistatic handling precautions should be taken whenever using a CCD sensor or module. These include:

- Working at a fully grounded workbench
- Operator wearing a grounded wrist strap
- All receiving socket pins to be positively grounded
- Unattended CCDs should not be left out of their conducting foam or socket.

Evidence of incorrect handling will invalidate the warranty. All devices are provided with internal protection circuits to the gate electrodes (pins 2, 3, 4, 6, 7, 8, 9, 12, 19) but not to the other pins.

HIGH ENERGY RADIATION

Device characteristics will change when subject to ionising radiation.

Users planning to operate CCDs in high radiation environments are advised to contact e2v technologies.

TEMPERATURE LIMITS

| | Min | Typical | Max | |
|-----------|-----|---------|-----|---|
| Storage | 73 | _ | 373 | Κ |
| Operating | | 233 | 323 | Κ |

Operation or storage in humid conditions may give rise to ice on the sensor surface on cooling, causing irreversible damage.

Maximum device heating/cooling......5 K/min